# InSe/hBN/graphite heterostructure for high-performance 2D electronics and flexible electronics

Liangmei Wu<sup>1,2,§</sup>, Jinan Shi<sup>2,§</sup>, Zhang Zhou<sup>1,2</sup>, Jiahao Yan<sup>1,2</sup>, Aiwei Wang<sup>1,2</sup>, Ce Bian<sup>1,2</sup>, Jiajun Ma<sup>1,2</sup>, Ruisong Ma<sup>1,2</sup>, Hongtao Liu<sup>1,2</sup>, Jiancui Chen<sup>1,2</sup>, Yuan Huang<sup>1</sup>, Wu Zhou<sup>2</sup> ( $\bowtie$ ), Lihong Bao<sup>1,2,3</sup> ( $\bowtie$ ), Min Ouyang<sup>4</sup>, Sokrates T. Pantelides<sup>5</sup>, and Hong-Jun Gao<sup>1,2,3</sup>

<sup>1</sup> Institute of Physics, Chinese Academy of Sciences, P. O. Box 603, Beijing 100190, China

<sup>2</sup> University of Chinese Academy of Sciences & CAS Center for Excellence in Topological Quantum Computation, Chinese Academy of Sciences, PO Box 603, Beijing 100190, China

<sup>3</sup> Songshan Lake Materials Laboratory, Dongguan 523808, China

<sup>4</sup> Department of Physics, University of Maryland, MD 20742, USA

<sup>5</sup> Department of Physics and Astronomy and Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, Tennessee 37235, USA

<sup>§</sup> Liangmei Wu and Jinan Shi contributed equally to this work.

© Tsinghua University Press and Springer-Verlag GmbH Germany, part of Springer Nature 2020 **Received:** 12 February 2020 / **Revised:** 12 March 2020 / **Accepted:** 13 March 2020

## ABSTRACT

Two-dimensional (2D) materials as channel materials provide a promising alternative route for future electronics and flexible electronics, but the device performance is affected by the quality of interface between the 2D-material channel and the gate dielectric. Here we demonstrate an indium selenide (InSe)/hexagonal boron nitride (hBN)/graphite heterostructure as a 2D field-effect transistor (FET), with InSe as channel material, hBN as dielectric, and graphite as gate. The fabricated FETs feature high electron mobility up to 1,146 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup> at room temperature and on/off ratio up to 10<sup>10</sup> due to the atomically flat gate dielectric. Integrated digital inverters based on InSe/hBN/graphite heterostructures are constructed by local gating modulation and an ultrahigh voltage gain up to 93.4 is obtained. Taking advantages of the mechanical flexibility of these materials, we integrated the heterostructured InSe FET on a flexible substrate, exhibiting little modification of device performance at a high strain level of up to 2%. Such high-performance heterostructured device configuration based on 2D materials provides a new way for future electronics and flexible electronics.

## **KEYWORDS**

InSe, van der Waals heterostruture, 2D electronics, flexible electronics

# 1 Introduction

The emergence of 2D materials, such as graphene [1], transition metal dichalcogenides (TMDs) [2], black phosphorus (BP) [3], etc., as channel materials provides a promising alternative route for overcoming the scaling limits in conventional complementary metal-oxide-semiconductor devices. With 2D materials as the channel, the carriers confined to an atomically thin layer can be tuned effectively and uniformly by the gate voltage, allowing for high-operation speeds and overcoming the shortchannel effects [4, 5]. Moreover, benefiting from excellent mechanical properties, 2D materials are attractive channel materials for flexible electronics compared to low-mobility organic semiconductors (typically below 10  $\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$ ) [6] and highcost polycrystalline silicon (mobility of ~ 50 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup>) [7]. However, the charge transport of 2D materials is sensitive to the interface between 2D-material channel and gate dielectric [8–10]. An effective approach is using atomically flat hBN with large surface optical phonon energies [11, 12] as gate dielectric to achieve high-performance electronics by effectively suppressing carrier scattering in the interface between 2D-material channel and gate dielectric [13, 14].

InSe is a layered metal-chalcogenide semiconductor that is composed of stacked layers in Se-In-In-Se atomic sequences with van der Waals interactions between layers. Due to its high electron mobility and tunable band gap, InSe is a fascinating channel material for 2D electronics [15–30] and optoelectronics [31–36]. Dielectric engineering of InSe FETs using PMMA to suppress carrier scattering from the channel-dielectric interface yielded a high room-temperature field-effect mobility of ~ 1,000 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup>, which is much better than that of TMD-based FETs (50–200 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup>) and comparable to that of BP FETs [15, 16]. Furthermore, a high-quality 2D electron gas was realized in few-layer InSe encapsulated in hBN, allowing the observation of the quantum Hall effect at low temperatures [17], indicating that such heterostructure has significant promise for high-performance electronic devices.

In this work, using an InSe/hBN/graphite heterostructure as the unit of 2D FET, with InSe as channel material, hBN as dielectric, and graphite as gate, we obtain high-performance heterostructured InSe FETs with high electron mobility up to 1,146 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup> at room temperature and on/off ratio up to 10<sup>10</sup>. Digital inverters are constructed by integrating two such FETs with local gate modulation and an ultrahigh voltage

Address correspondence to Wu Zhou, wuzhou@ucas.ac.cn; Lihong Bao, lhbao@iphy.ac.cn



gain up to 93.4 is achieved. Furthermore, the heterostructured InSe FET stacked on a flexible substrate shows little change in performance at high strain level of ~ 2%.

# 2 Results and discussion

Figure 1(a) presents a schematic of a 2D FET consisting of an InSe/hBN/graphite van der Waals heterostructure on a SiO<sub>2</sub>/Si wafer, where InSe, hBN, and graphite are employed as channel material, dielectric, and gate, respectively. The InSe/hBN/graphite heterostructure stack was fabricated using mechanical exfoliation and the dry-transfer method [14, 37] in an argon atmosphere glovebox. Cr/Au (5 nm/60 nm) metal stacks were defined by standard electron-beam lithography and deposited by thermal evaporation to serve as drain and source electrodes. Detailed device fabrications are provided in Methods and Fig. S1 in the Electronic Supplementary Material (ESM). Figure 1(b) shows a false-color optical microscope of an InSe/hBN/graphite heterostructure on a SiO<sub>2</sub>/Si wafer, where the 3.0-nm-thick graphite gate electrode is at the bottom, the 10.8-nm-thick hBN dielectric is on top of the graphite, and 15.8-nm-thick InSe channel is on top of the hBN/graphite heterostructure. The boundaries of graphite and hBN are marked by blue and white dotted lines, respectively.

The interface quality and structural features of a heterostructured InSe FET were characterized by high-angle-annualdark-field (HAADF) imaging on an aberration corrected scanning transmission electron microscope (STEM) in the cross-section view. Figure 1(c) shows an overview HAADF-STEM image of the InSe FET in the contact region. Each layer of the device can be clearly distinguished through the atomic-number contrast in the HAADF-STEM image. Highly uniform and clean interfaces due to "self-cleansing" mechanism [38, 39] in van der Waals heterostructures can be observed between the InSe, hBN, and graphite layers. Furthermore, the Cr/Au metal stacks form direct and uniform contact with the InSe channel. The high quality of the InSe/hBN interface is further demonstrated in the atomic-resolution STEM image shown in Fig. 1(d), where an atomically sharp and uniform interface can be clearly seen between InSe and hBN without any gap or obvious defects/ contamination.

Electrical characterization of such heterostructured InSe FET was carried out in vacuum at room temperature. The typical output characteristics of this InSe FET at drain-source voltage  $(V_{\rm ds})$  ranging from -0.1 V to +0.1 V is shown in Fig. 2(a). The good linear behavior indicates a good ohmic contact of Cr/Au electrodes at positive gate voltages  $(V_{\rm g})$ . As presented in Fig. 2(b), the current exhibits a robust saturation behavior at large  $V_{\rm ds}$ , suggesting complete capacitive coupling between the InSe channel and the hBN dielectric. The transfer characteristics at  $V_{\rm ds} = 0.1$  V reveals n-type conduction and a high current on/off ratio of order  $10^{10}$  (Fig. 2(c)).

The field-effect mobility ( $\mu_{FE}$ ) was extracted from the linear region of the transfer curve (blue line in Fig. 2(c)) using the following equation

$$\mu_{\rm FE} = \frac{L}{W} \frac{1}{C_{\rm i}} \frac{1}{V_{\rm ds}} \frac{\mathrm{d}I_{\rm ds}}{\mathrm{d}V_{\rm g}} \tag{1}$$

where *L* is the effective channel length of 30 µm, *W* is the effective channel width of 10.3 µm, *C*<sub>i</sub> is the capacitance of 10.8-nm-thick hBN dielectric of  $3.28 \times 10^{-7}$  F·cm<sup>-2</sup>, and *V*<sub>ds</sub> is the drain-source voltage of 0.1 V. The calculated  $\mu_{\text{FE}}$  of this heterostructured InSe FET is 1,146 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup>, which is one order of magnitude higher than the value of 122 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup> of the InSe FET on a SiO<sub>2</sub>/Si substrate with InSe, 300 nm SiO<sub>2</sub>, and p<sup>++</sup> silicon as channel material, dielectric, and gate, respectively (Fig. S2 in the ESM). This high mobility indicates the effective suppression of carrier scattering from the dielectric substrate. The great improvement in mobility is due to the atomically flat hBN and compatible interface between InSe and hBN.

The subthreshold swing (SS) was estimated from the transfer curve in logarithmic scale (black line in Fig. 2(c)) using the following equation

$$SS = dV_g/d(\log I_{ds})$$
(2)

The calculated SS of this heterostructured InSe FET is  $0.372 \text{ V-dec}^{-1}$ , which is much lower than the value of 6.09 V/dec of InSe FETs on a SiO<sub>2</sub>/Si substrate (Fig. S2 in the ESM). On the one hand, the effective reduction of SS is due to the larger capacitance of the 10.8-nm-thick hBN dielectric compared to that of 300-nm-thick SiO<sub>2</sub> dielectric. On the other hand, the



**Figure 1** 2D FET based on InSe/hBN/graphite van der Waals heterostructure. ((a) and (b)) Schematic and optical microscope of a heterostructured InSe FET with Cr/Au as contact electrodes on a SiO<sub>2</sub>/Si wafer, where InSe, hBN, and graphite are employed as channel material, dielectric, and gate, respectively. (c) An overview HAADF-STEM cross-section of the InSe FET at contact region. The white dotted lines show interfaces of different layers. (d) Atomic-resolution HAADF-STEM of InSe/hBN interface.

TSINGHUA 🖄 Springer | www.editorialmanager.com/nare/default.asp



**Figure 2** High-mobility heterostructured InSe FETs on a SiO<sub>2</sub>/Si wafer. ((a) and (b)) Output characteristics of the heterostructured InSe FET at small  $V_{ds}$  range from -0.1 V to 0.1 V, and large  $V_{ds}$  range from 0 to 5 V. The gate is from 0 to 4 V with a step of 0.5 V. (c) Transfer characteristics of the heterostructured InSe FET at  $V_{ds} = 0.1$  V in linear (blue line) and logarithmic (black line) scales. The two red dotted lines are linearly fitted in the linear region of blue line and in the subthreshold region of black line to extract  $\mu_{\text{FE}}$  of 1,146 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup> and SS of 0.372 V·dec<sup>-1</sup>, respectively.

interfacial density of trapped charge is known to be smaller in InSe/hBN compared to that in  $InSe/SiO_2$  interfaces [40] and is,

therefore, another factor for the improvement of the SS of the present heterostructured InSe FETs. To demonstrate that the high performance of the heterostructured InSe FETs with high mobility and relatively low SS does not vary significantly from device to device, transfer curves of two additional devices are shown in Fig. S3 in the ESM. The on/off ratio are both  $10^{10}$ . The mobilities are 1,161, 1,149 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup>, and the SS values are 0.52, 0.277 V·dec<sup>-1</sup>, respectively, further confirming the high quality of the interface between hBN and InSe.

However, the SS is still large compared to the ideal value of 60 mV·dec<sup>-1</sup>. Using the same device configuration with a fewlayer-MoS<sub>2</sub>/hBN/graphite heterostructure on a SiO<sub>2</sub>/Si wafer, the measured SS is 76.4 mV·dec<sup>-1</sup> (Fig. S4 in the ESM), close to that of the ideal value. The room-temperature field-effect mobility and on/off ratio of the MoS<sub>2</sub> FET are 40 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup> and 10<sup>9</sup>, respectively. The large SS of InSe FET may be attributed to the large depletion capacitance of InSe or large contact resistance at the subthreshold region. The contact resistance of a heterostructured InSe FET with Cr/Au stack as contact electrodes decreases with increasing graphite gate voltage (Fig. S5 in the ESM). Using graphite as contact electrodes, the electron mobility is 605  $\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$  and the SS value is improved to 132 mV·dec<sup>-1</sup> (Fig. S6 in the ESM). In addition, InSe is less stable than MoS<sub>2</sub> [17], which may cause light degradation of InSe during device fabrication and hence higher trapped-charge density in InSe/hBN as compared with that in MoS<sub>2</sub>/hBN, resulting in a larger SS. To further improve the SS, contact and interfacial engineering is needed in future work.

The high-performance 2D InSe FETs based on InSe/hBN/ graphite heterostructure with high mobility and relatively low SS has major implications in constructing 2D logic circuits, in which a digital inverter is an important elemental device. As a simple example, a prototype 2D digital inverter can be constructed by integrating two InSe FETs, as schematically shown in Fig. 3(a). Figure 3(b) shows a false-color optical microscope of a heterostructured InSe inverter. Two separate graphite flakes are used as the local gate electrodes and Cr/Au stacks are used as the contact electrodes to the InSe channel. The boundaries of graphite and hBN are marked by blue and white dotted lines, respectively. A detailed device-fabrication flow chart is shown in Fig. S7 in the ESM. Figure 3(c) shows the output voltage ( $V_{out}$ ) as a function of input voltage ( $V_{in}$ ) when the



**Figure 3** Ultrahigh voltage gain heterostructured InSe inverters by local gating modulation. ((a) and (b)) Schematic and optical microscope of a heterostructured InSe inverter constructed by integrating two InSe FETs on a SiO<sub>2</sub>/Si wafer. (c)  $V_{out}$  as a function of  $V_{in}$  of the InSe inverter at  $V_{dd}$  = 3 V. (d) Voltage gain as a function of  $V_{in}$ . The peak voltage gain of the InSe inverter is up to 93.4 at  $V_{dd}$  = 3 V.

supply voltage ( $V_{dd}$ ) is 3 V, where  $V_{dd}$  is applied to one of the outer contact electrodes with the other outer contact electrode grounded,  $V_{in}$  is applied to one of the local graphite gate electrodes close to the grounded contact electrode, and  $V_{out}$  is measured between the other local graphite gate electrode and the middle contact electrode.  $V_{out}$  shows three different regimes with two different logic states. When  $V_{in}$  is above -1.5 V,  $V_{out}$  is approaching 0 V, which can be denoted as digital 0. Oppositely, when  $V_{in}$  is lower than -2 V,  $V_{out}$  is approaching  $V_{dd}$  (3 V), which can be denoted as digital 1. The output swing (defined as the largest variation of  $V_{out}$ ) is quite close to  $V_{dd}$ , indicating the high inverting capability of this inverter.

A key figure of merit of the inverter is the voltage gain, which is defined as  $-dV_{out}/dV_{in}$ , and indicates the sensitivity of  $V_{out}$  in response to the change in  $V_{in}$ . An ultrahigh voltage gain of up to 93.4 of this InSe inverter at  $V_{dd} = 3$  V is shown in Fig. 3(d). Even when  $V_{dd}$  is 2 V, the voltage gain can still reach 82.1 (Fig. S8 in the ESM). This voltage gain is ultrahigh compared to that of other inverters based on 2D materials [41–51] (Table S1 in the ESM), with only one exception, WSe<sub>2</sub>-MoS<sub>2</sub> complementary inverter (voltage gain reaches 110 at  $V_{dd} = 2$  V) [50]. The voltage gain of the present inverters is much larger than the unity gain (gain = 1) required in integrated circuits composed of multiple cascade inverters, indicating their potential in digital-inverter applications.

Furthermore, taking advantage of the well-known mechanical flexibility of 2D materials, an InSe/hBN/graphite heterostructure was stacked on flexible substrates to examine the performance of InSe flexible electronics. Figure 4(a) shows a schematic of a



**Figure 4** Flexible heterostructured InSe FETs. (a) Schematic of a heterostructured InSe FET with Cr/Au as contact electrodes on a flexible substrate. (b) Transfer curves of the InSe FET at  $V_{ds} = 0.1$  V under different bending conditions up to 2% strain. (c) Relative electron mobility  $\mu_0/\mu$  as a function of strain. The inset presents photograph of the InSe FET on a PEN substrate under test at 2% strain.

heterostructured InSe FET on a flexible substrate (125-µm-thick polyethylene naphthalate (PEN)). Detailed device fabrication is provided in the Experimental Section. Electrical characterization was measured under atmospheric environment and different bending conditions at room temperature. The fabricated InSe FET (19.8-nm-thick InSe, 14.6-nm-thick hBN, 14-nm-thick graphite) also exhibits high field-effect mobility of 536 cm<sup>2</sup>V<sup>-1</sup>·s<sup>-1</sup> without bending (Fig. 4(b)). The high-mobility heterostructured InSe FET is independent of supported flexible substrate because the mobility of the InSe FET is mainly determined by the interface of InSe/hBN. We observed that there is just a weak change in transfer curves at large strain conditions (Fig 4(b)). Figure 4(c) presents the relative electron mobility of  $\mu/\mu_0$  as function of strain, where  $\mu_0$  is the mobility without bending. The inset shows a photograph of the InSe FET on a PEN substrate under test at 2% strain condition. There is only a 6.5% mobility decrease at large strain up to 2% due to the great mechanical flexibility of InSe, hBN, and graphite.

# **3** Conclusions

In conclusion, based on InSe/hBN/graphite heterostructure, high-performance 2D electronics and flexible electronics are easily obtained. The heterostructured InSe FETs show high electron mobility of 1,146 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup>, high on/off ratio of 10<sup>10</sup>, and relatively low SS of 0.372 V·dec<sup>-1</sup>. By integrating such InSe FETs with separate graphite local gates, the resulting inverter shows an ultrahigh voltage gain up to 93.4, which is ultrahigh among inverters based on 2D materials. Moreover, heterostructured InSe FETs integrated on the flexible substrate exhibits excellent and stable performance even at 2% strain. Therefore, this heterostructured device based on 2D materials is a promising device configuration for future electronics and flexible electronics if high-quality wafer-scaled channel materials and hBN gate dielectric can be obtained.

# 4 Methods

#### 4.1 Device fabrication and characterization

Bulk InSe, hBN, and graphite crystals were purchased from 2D semiconductors, HQ graphene, and NGS Naturgraphit companies, respectively. The InSe/hBN/graphite heterostructures were prepared using mechanical exfoliation and dry-transfer method. First, graphite flakes were mechanically exfoliated onto a silicon wafer pre-processed by oxygen plasma. Then the silicon wafer with graphite flakes was annealed in flowing 100 sccm H<sub>2</sub>/Ar gas at 400 °C for 3 hours. Then a mechanically exfoliated hBN flake on PDMS was stacked on top of the target graphite flake by the dry-transfer method. Then the silicon wafer with hBN/graphite heterostructure was annealed in flowing gas at 400 °C for 3 h again. Finally, the mechanically exfoliated InSe flake on PDMS was stacked on top of hBN/graphite heterostructure. For the InSe/hBN/graphite heterostructure on a PEN substrate, the same process was employed except for the annealing steps. The heterostructured InSe FETs and inverters on silicon wafers were protected by a spin-coated PMMA layer immediately after lift-off. The heterostructured InSe FETs on PEN substrates were protected by stacking a hBN flake immediately after lift-off. Electrical characterization was carried out using a Keithley 4200 semiconductor characterization system and a Janis probe station. The thickness of InSe, h-BN, and graphite flakes were determined by a Bruker Dimension Edge atomic force microscope after electrical measurments.

#### 4.2 STEM sample preparation and characterization

Before STEM sample fabrication, the heterostructured InSe

FET was protected by covering it with a graphite flake using the dry-transfer method. For high-resolution imaging, a cross sectional TEM lift-out sample was fabricated using an FEI Helios NanoLab G3 CX focused ion beam microscope. The HAADF imaging was performed using an aberration-corrected Nion HERMES-100 STEM at 60 kV. All images were obtained using an illumination semi-angle of 32 mrad with the collection semi-angle from 75 to 210 mrad.

# Acknowledgements

This work was supported by the National Key Research & Development Projects of China (Nos. 2016YFA0202300 and 2018FYA0305800), National Natural Science Foundation of China (Nos. 61674170 and 61888102), K. C. Wong Education Foundation, Strategic Priority Research Program of Chinese Academy of Sciences (Nos. XDB30000000 and XDB28000000), Youth Innovation Promotion Association of CAS (No. 20150005), and the CAS Pioneer Hundred Talents Program. A portion of the research was performed in the CAS Key Laboratory of Vacuum Physics. The authors gratefully acknowledge Haifang Yang, Junjie Li, and Changzi Gu for help in device fabrication, and Yu-Yang Zhang and Shixuan Du for helpful discussions.

**Electronic Supplementary Materials:** Supplementary material (InSe FET on a SiO<sub>2</sub>/Si substrate, additional heterostructured InSe FETs, low-SS heterostructured few-layer MoS<sub>2</sub> FET, contact resistance of a heterostructured InSe FET, low-SS heterostructured InSe FETs with graphite as contact electrodes, test for the inverter at  $V_{dd} = 2$  V, comparison of voltage gain of integrated digital inverters based on 2D materials) is available in the online version of this article at http://doi.org/10.1007/s12274-020-2757-1.

## References

- Novoselov, K. S.; Geim, A. K.; Morozov, S. V.; Jiang, D.; Zhang, Y.; Dubonos, S. V.; Grigorieva, I. V.; Firsov, A. A. Electric field effect in atomically thin carbon films. *Science* 2004, *306*, 666–669.
- [2] Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-layer MoS<sub>2</sub> transistors. *Nat. Nanotechnol.* 2011, 6, 147–150.
- [3] Li, L. K.; Yu, Y. J.; Ye, G. J.; Ge, Q. Q.; Ou, X. D.; Wu, H.; Feng, D. L.; Chen, X. H.; Zhang, Y. B. Black phosphorus field-effect transistors. *Nat. Nanotechnol.* 2014, 9, 372–377.
- [4] Fiori, G.; Bonaccorso, F.; Iannaccone, G.; Palacios, T.; Neumaier, D.; Seabaugh, A.; Banerjee, S. K.; Colombo, L. Electronics based on two-dimensional materials. *Nat. Nanotechnol.* **2014**, *9*, 768–779.
- [5] Chhowalla, M.; Jena, D.; Zhang, H. Two-dimensional semiconductors for transistors. *Nat. Rev. Mater.* 2016, *1*, 16052.
- [6] Sundar, V. C.; Zaumseil, J.; Podzorov, V.; Menard, E.; Willett, R. L.; Someya, T.; Gershenson, M. E.; Rogers, J. A. Elastomeric transistor stamps: Reversible probing of charge transport in organic crystals. *Science* 2004, 303, 1644–1646.
- [7] Pecora, A.; Maiolo, L.; Cuscunà, M.; Simeone, D.; Minotti, A.; Mariucci, L.; Fortunato, G. Low-temperature polysilicon thin film transistors on polyimide substrates for electronics on plastic. *Solid State Electron.* 2008, *52*, 348–352.
- [8] Chen, J. H.; Jang, C.; Xiao, S. D.; Ishigami, M.; Fuhrer, M. S. Intrinsic and extrinsic performance limits of graphene devices on SiO<sub>2</sub>. *Nat. Nanotechnol.* **2008**, *3*, 206–209.
- [9] Katsnelson, M. I.; Geim, A. K. Electron scattering on microscopic corrugations in graphene. *Philos. Trans. A Math. Phys. Eng. Sci.* 2008, 366, 195–204.
- [10] Fratini, S.; Guinea, F. Substrate-limited electron dynamics in graphene. *Phys. Rev. B* 2008, 77, 195415.
- [11] Meric, I.; Han, M. Y.; Young, A. F.; Ozyilmaz, B.; Kim, P.; Shepard, K. L. Current saturation in zero-bandgap, top-gated graphene fieldeffect transistors. *Nat. Nanotechnol.* **2008**, *3*, 654–659.

- [12] Schwierz, F. Graphene transistors. Nat. Nanotechnol. 2010, 5, 487–496.
- [13] Dean, C. R.; Young, A. F.; Meric, I.; Lee, C.; Wang, L.; Sorgenfrei, S.; Watanabe, K.; Taniguchi, T.; Kim, P.; Shepard, K. L. et al. Boron nitride substrates for high-quality graphene electronics. *Nat. Nanotechnol.* 2010, *5*, 722–726.
- [14] Lee, G. H.; Yu, Y. J.; Cui, X.; Petrone, N.; Lee, C. H.; Choi, M. S.; Lee, D. Y.; Lee, C.; Yoo, W. J.; Watanabe, K. et al. Flexible and transparent MoS<sub>2</sub> field-effect transistors on hexagonal boron nitridegraphene heterostructures. *ACS Nano* **2013**, *7*, 7931–7936.
- [15] Feng, W.; Zheng, W.; Cao, W. W.; Hu, P. A. Back gated multilayer InSe transistors with enhanced carrier mobilities via the suppression of carrier scattering from a dielectric interface. *Adv. Mater.* 2014, 26, 6587–6593.
- [16] Sucharitakul, S.; Goble, N. J.; Kumar, U. R.; Sankar, R.; Bogorad, Z. A.; Chou, F. C.; Chen, Y. T.; Gao, X. P. A. Intrinsic electron mobility exceeding 10<sup>3</sup> cm<sup>2</sup>/(V s) in multilayer InSe FETs. *Nano Lett.* 2015, *15*, 3815–3819.
- [17] Bandurin, D. A.; Tyurnina, A. V.; Yu, G. L.; Mishchenko, A.; Zólyomi, V.; Morozov, S. V.; Kumar, R. K.; Gorbachev, R. V.; Kudrynskyi, Z. R.; Pezzini, S. et al. High electron mobility, quantum Hall effect and anomalous optical response in atomically thin InSe. *Nat. Nanotechnol.* 2017, *12*, 223–227.
- [18] Ho, P. H.; Chang, Y. R.; Chu, Y. C.; Li, M. K.; Tsai, C. A.; Wang, W. H.; Ho, C. H.; Chen, C. W.; Chiu, P. W. High-mobility InSe transistors: The role of surface oxides. ACS Nano 2017, 11, 7362–7370.
- [19] Li, M. J.; Lin, C. Y.; Yang, S. H.; Chang, Y. M.; Chang, J. K.; Yang, F. S.; Zhong, C. R.; Jian, W. B.; Lien, C. H.; Ho, C. H. et al. High mobilities in layered InSe transistors with indium-encapsulationinduced surface charge doping. *Adv. Mater.* **2018**, *30*, 1803690.
- [20] Gao, A. Y.; Lai, J. W.; Wang, Y. J.; Zhu, Z.; Zeng, J. W.; Yu, G. L.; Wang, N. Z.; Chen, W. C.; Cao, T. J.; Hu, W. D. et al. Observation of ballistic avalanche phenomena in nanoscale vertical InSe/BP heterostructures. *Nat. Nanotechnol.* **2019**, *14*, 217–222.
- [21] Feng, W.; Zheng, W.; Chen, X. S.; Liu, G. B.; Hu, P. A. Gate modulation of threshold voltage instability in multilayer InSe field effect transistors. ACS Appl. Mater. Interfaces 2015, 7, 26691–26695.
- [22] Feng, W.; Zhou, X.; Tian, W. Q.; Zheng, W.; Hu, P. A. Performance improvement of multilayer InSe transistors with optimized metal contacts. *Phys. Chem. Chem. Phys.* **2015**, *17*, 3653–3658.
- [23] Kang, P.; Michaud-Rioux, V.; Kong, X. H.; Yu, G. H.; Guo, H. Calculated carrier mobility of h-BN/γ-InSe/h-BN van der Waals heterostructures. 2D Mater. 2017, 4, 045014.
- [24] Yang, Z. B.; Jie, W. J.; Mak, C. H.; Lin, S. H.; Lin, H. H.; Yang, X. F.; Yan, F.; Lau, S. P.; Hao, J. H. Wafer-scale synthesis of highquality semiconducting two-dimensional layered InSe with broadband photoresponse. *ACS Nano* **2017**, *11*, 4225–4236.
- [25] Hamer, M.; Tóvári, E.; Zhu, M. J.; Thompson, M. D.; Mayorov, A.; Prance, J.; Lee, Y.; Haley, R. P.; Kudrynskyi, Z. R.; Patanè, A. et al. Gate-defined quantum confinement in InSe-based van der Waals heterostructures. *Nano Lett.* **2018**, *18*, 3950–3955.
- [26] Zeng, J. W.; Liang, S. J.; Gao, A. Y.; Wang, Y.; Pan, C.; Wu, C. C.; Liu, E. F.; Zhang, L. L.; Cao, T. J.; Liu, X. W. et al. Gate-tunable weak antilocalization in a few-layer InSe. *Phys. Rev. B* **2018**, *98*, 125414.
- [27] Yuan, K.; Yin, R. Y.; Li, X. Q.; Han, Y. M.; Wu, M.; Chen, S. L.; Liu, S.; Xu, X. L.; Watanabe, K.; Taniguchi, T. et al. Realization of quantum Hall effect in chemically synthesized InSe. *Adv. Funct. Mater.* 2019, *29*, 1904032.
- [28] Zeng, J. W.; He, X.; Liang, S. J.; Liu, E. F.; Sun, Y. H.; Pan, C.; Wang, Y.; Cao, T. J.; Liu, X. W.; Wang, C. Y. et al. Experimental identification of critical condition for drastically enhancing thermoelectric power factor of two-dimensional layered materials. *Nano Lett.* **2018**, *18*, 7538–7545.
- [29] Premasiri, K.; Radha, S. K.; Sucharitakul, S.; Kumar, U. R.; Sankar, R.; Chou, F. C.; Chen, Y. T.; Gao, X. P. A. Tuning Rashba spin-orbit coupling in gated multilayer InSe. *Nano Lett.* **2018**, *18*, 4403–4408.
- [30] Premasiri, K.; Gao, X. P. A. Tuning spin-orbit coupling in 2D materials for spintronics: A topical review. J. Phys.: Condens. Matter 2019, 31, 193001.
- [31] Lei, S. D.; Ge, L. H.; Najmaei, S.; George, A.; Kappera, R.; Lou, J.; Chhowalla, M.; Yamaguchi, H.; Gupta, G.; Vajtai, R. et al. Evolution of the electronic band structure and efficient photo-detection in atomic layers of InSe. ACS Nano 2014, 8, 1263–1272.

- [32] Tamalampudi, S. R.; Lu, Y. Y.; Kumar, U. R.; Sankar, R.; Liao, C. D.; Moorthy, B. K.; Cheng, C. H.; Chou, F. C.; Chen, Y. T. High performance and bendable few-layered InSe photodetectors with broad spectral response. *Nano Lett.* **2014**, *14*, 2800–2806.
- [33] Feng, W.; Wu, J. B.; Li, X. L.; Zheng, W.; Zhou, X.; Xiao, K.; Cao, W. W.; Yang, B.; Idrobo, J. C.; Basile, L. et al. Ultrahigh photo-responsivity and detectivity in multilayer InSe nanosheets phototransistors with broadband response. *J. Mater. Chem. C* 2015, *3*, 7022–7028.
- [34] Luo, W. G.; Cao, Y. F.; Hu, P.; Cai, K. M.; Feng, Q.; Yan, F. G.; Yan, T. F.; Zhang, X. H.; Wang, K. Y. Gate tuning of high-performance inse-based photodetectors using graphene electrodes. *Adv. Opt. Mater.* 2015, *3*, 1418–1423.
- [35] Mudd, G. W.; Svatek, S. A.; Hague, L.; Makarovsky, O.; Kudrynskyi, Z. R.; Mellor, C. J.; Beton, P. H.; Eaves, L.; Novoselov, K. S.; Kovalyuk, Z. D. et al. High broad-band photoresponsivity of mechanically formed InSe-graphene van der Waals heterostructures. *Adv. Mater.* 2015, *27*, 3760–3766.
- [36] Li, Z. J.; Qiao, H.; Guo, Z. N.; Ren, X. H.; Huang, Z. Y.; Qi, X.; Dhanabalan, S. C.; Ponraj, J. S.; Zhang, D.; Li, J. Q. et al. Highperformance photo-electrochemical photodetector based on liquidexfoliated few-layered InSe nanosheets with enhanced stability. *Adv. Funct. Mater.* **2018**, *28*, 1705237.
- [37] Castellanos-Gomez, A.; Buscema, M.; Molenaar, R.; Singh, V.; Janssen, L.; van der Zant, H. S. J.; Steele, G. A. Deterministic transfer of two-dimensional materials by all-dry viscoelastic stamping. 2D *Mater.* 2014, 1, 011002.
- [38] Haigh, S. J.; Gholinia, A.; Jalil, R.; Romani, S.; Britnell, L.; Elias, D. C.; Novoselov, K. S.; Ponomarenko, L. A.; Geim, A. K.; Gorbachev, R. Cross-sectional imaging of individual layers and buried interfaces of graphene-based heterostructures and superlattices. *Nat. Mater.* 2012, *11*, 764–767.
- [39] Kretinin, A. V.; Cao, Y.; Tu, J. S.; Yu, G. L.; Jalil, R.; Novoselov, K. S.; Haigh, S. J.; Gholinia, A.; Mishchenko, A.; Lozada, M. et al. Electronic properties of graphene encapsulated with different twodimensional atomic crystals. *Nano Lett.* **2014**, *14*, 3270–3276.
- [40] Lee, C.; Rathi, S.; Khan, M. A.; Lim, D.; Kim, Y.; Yun, S. J.; Youn, D. H.; Watanabe, K.; Taniguchi, T.; Kim, G. H. Comparison of trapped charges and hysteresis behavior in hBN encapsulated single MoS<sub>2</sub> flake based field effect transistors on SiO<sub>2</sub> and hBN substrates. *Nanotechnology* **2018**, *29*, 335202.

- [41] Radisavljevic, B.; Whitwick, M. B.; Kis, A. Integrated circuits and logic operations based on single-layer MoS<sub>2</sub>. ACS Nano 2011, 5, 9934–9938.
- [42] Wang, H.; Yu, L. L.; Lee, Y. H.; Shi, Y. M.; Hsu, A.; Chin, M. L.; Li, L. J.; Dubey, M.; Kong, J.; Palacios, T. Integrated circuits based on bilayer MoS<sub>2</sub> transistors. *Nano Lett.* **2012**, *12*, 4674–4680.
- [43] Zou, X. M.; Wang, J. L.; Chiu, C. H.; Wu, Y.; Xiao, X. H.; Jiang, C. Z.; Wu, W. W.; Mai, L. Q.; Chen, T. S.; Li, J. C. et al. Interface engineering for high-performance top-gated MoS<sub>2</sub> field-effect transistors. *Adv. Mater.* 2014, *26*, 6255–6261.
- [44] Zhao, M.; Ye, Y.; Han, Y. M.; Xia, Y.; Zhu, H. Y.; Wang, S. Q.; Wang, Y.; Muller, D. A.; Zhang, X. Large-scale chemical assembly of atomically thin transistors and circuits. *Nat. Nanotechnol.* 2016, *11*, 954–959.
- [45] Liu, E. F.; Fu, Y. J.; Wang, Y. J.; Feng, Y. Q.; Liu, H. M.; Wan, X. G.; Zhou, W.; Wang, B. G.; Shao, L. B.; Ho, C. H. et al. Integrated digital inverters based on two-dimensional anisotropic ReS<sub>2</sub> field-effect transistors. *Nat. Commun.* **2015**, *6*, 6991.
- [46] Lin, Y. F.; Xu, Y.; Wang, S. T.; Li, S. L.; Yamamoto, M.; Aparecido-Ferreira, A.; Li, W. W.; Sun, H. B.; Nakaharai, S.; Jian, W. B. et al. Ambipolar MoTe<sub>2</sub> transistors and their applications in logic circuits. *Adv. Mater.* 2014, *26*, 3263–3269.
- [47] Das, S.; Dubey, M.; Roelofs, A. High gain, low noise, fully complementary logic inverter based on bi-layer WSe<sub>2</sub> field effect transistors. *Appl. Phys. Lett.* **2014**, *105*, 083511.
- [48] Tosun, M.; Chuang, S.; Fang, H.; Sachid, A. B.; Hettick, M.; Lin, Y. J.; Zeng, Y. P.; Javey, A. High-gain inverters based on WSe<sub>2</sub> complementary field-effect transistors. *ACS Nano* **2014**, *8*, 4948–4953.
- [49] Yu, L. L.; Zubair, A.; Santos, E. J. G.; Zhang, X.; Lin, Y. X.; Zhang, Y. H.; Palacios, T. High-performance WSe<sub>2</sub> complementary metal oxide semiconductor technology and integrated circuits. *Nano Lett.* 2015, *15*, 4928–4934.
- [50] Pu, J.; Funahashi, K.; Chen, C. H.; Li, M. Y.; Li, L. J.; Takenobu, T. Highly flexible and high-performance complementary inverters of large-area transition metal dichalcogenide monolayers. *Adv. Mater.* 2016, 28, 4111–4119.
- [51] Koenig, S. P.; Doganov, R. A.; Seixas, L.; Carvalho, A.; Tan, J. Y.; Watanabe, K.; Taniguchi, T.; Yakovlev, N.; Castro Neto, A. H.; Özyilmaz, B. Electron doping of ultrathin black phosphorus with Cu adatoms. *Nano Lett.* **2016**, *16*, 2145–2151.