# PAPER

# Electrostatic gating of solid-ion-conductor on InSe flakes and InSe/h-BN heterostructures\*

To cite this article: Zhang Zhou et al 2020 Chinese Phys. B 29 118501

View the article online for updates and enhancements.

# Electrostatic gating of solid-ion-conductor on InSe flakes and InSe/h-BN heterostructures\*

Zhang Zhou(周璋)<sup>1,2</sup>, Liangmei Wu(吴良妹)<sup>1,2</sup>, Jiancui Chen(陈建翠)<sup>1,2</sup>, Jiajun Ma(马佳俊)<sup>1,2</sup>, Yuan Huang(黄元)<sup>1</sup>, Chengmin Shen(申承民)<sup>1,2,3</sup>, Lihong Bao(鲍丽宏)<sup>1,2,3,†</sup>, and Hong-Jun Gao(高鸿钧)<sup>1,2,3,‡</sup>

<sup>1</sup>Institute of Physics, Chinese Academy of Sciences, Beijing 100190, China

<sup>2</sup>University of Chinese Academy of Sciences & CAS Center for Excellence in Topological Quantum Computation,

Chinese Academy of Sciences, Beijing 100190, China

<sup>3</sup>Songshan Lake Materials Laboratory, Dongguan 523808, China

(Received 15 May 2020; revised manuscript received 5 July 2020; accepted manuscript online 15 July 2020)

We report the electrical transport properties of InSe flakes electrostatically gated by a solid ion conductor. The large tuning capability of the solid ion conductor as gating dielectric is confirmed by the saturation gate voltage as low as  $\sim 1$  V and steep subthreshold swing (83 mV/dec). The p-type conduction behavior of InSe is obtained when negative gate voltages are biased. Chemical doping of the solid ion conductor is suppressed by inserting a buffer layer of hexagonal boron nitride (h-BN) between InSe and the solid-ion-conductor substrate. By comparing the performance of devices with and without h-BN, the capacitance of solid ion conductors is extracted to be the same as that of  $\sim 2$  nm h-BN, and the mobility of InSe on solid ion conductors is comparable to that on the SiO<sub>2</sub> substrate. Our results show that solid ion conductors provide a facile and powerful method for electrostatic doping.

Keywords: solid ion conductors, electrostatic gating, InSe, van der Waals heterostructure

PACS: 85.30.Tv, 85.50.-n, 73.63.-b

# 1. Introduction

Principles of field-effect transistors (FETs) are the core of modern logic and memory devices, in which electrostatic doping provides unprecedented opportunities to modify electronic properties of materials through controllable and reversible tuning of carrier densities.<sup>[1–5]</sup> The range of carrier densities tuned in conventional structures of metal-insulatorsemiconductor FETs is limited by the small capacitance of the insulating oxides with a maximum of  $\sim 10^{13}$  cm<sup>-2</sup> in compromise with the breakdown voltage.<sup>[6,7]</sup> The adoption of electric double layers (EDL), which construct Helmholtz's interface between electrodes and ionic electrolytes in electrochemistry, has greatly increased the tuning capability of carrier density.<sup>[2,8]</sup> Ionic electrolytes together with twodimensional materials<sup>[9–12]</sup> constructing an EDL provide an important method for controlling various physically ordered states.<sup>[7,13–15]</sup> The prominent example is the gate-induced superconductivity in various two-dimensional (2D) materials, such as MoS<sub>2</sub>,<sup>[16,17]</sup> TiSe<sub>2</sub><sup>[13]</sup> and TaS<sub>2</sub>.<sup>[7]</sup> Some physical orders are intrinsically related with carrier density, such as superconductivity,<sup>[14,18]</sup> charge density wave,<sup>[7,13]</sup> and itinerant ferromagnetism.<sup>[15]</sup> Ionic electrolytes in the form of liquid or gel usually suffer from issues of chemical reac-

#### DOI: 10.1088/1674-1056/aba60a

tion and serious mechanical mismatch between inorganic and organic materials due to their distinct thermal expansion coefficients.<sup>[2,19]</sup> Resembling the principles of lithium-ion battery, Li<sup>+</sup> ions in the solid ion conductor (SIC) are able to move reversibly within a solid framework without introducing severe damage to host materials.<sup>[20]</sup> The effectiveness of an SIC (Li<sub>1+x+y</sub>Al<sub>x</sub>(Ti<sub>2y</sub>Ge<sub>y</sub>)P<sub>3-z</sub>Si<sub>z</sub>O<sub>12</sub>) on tuning the carrier density has been recently demonstrated in FeSe by revealing the optimal doping for superconductivity.<sup>[21,22]</sup> Superconductivity has been also induced on SnSe<sub>2</sub> by using the SIC gate (Li<sub>2</sub>Al<sub>2</sub>SiP<sub>2</sub>TiO<sub>13</sub>),<sup>[23]</sup> similar to that using the ionic-liquid gate.<sup>[24]</sup> Yet the gating on WSe<sub>2</sub> has only been effective for hole doping.<sup>[25]</sup>

In recent years, indium selenide (InSe) has attracted tremendous research interest due to its high mobility and optical properties, fully competitive with atomically thin dichalcogenides and black phosphorus.<sup>[26,27]</sup> It has shown excellent electrical performance in FETs and logic inverters,<sup>[28]</sup> and electrostatically defined quantum point contact and quantum dots.<sup>[29]</sup> However, with the conventional gating dielectrics, the ambipolar behavior and transport behavior of InSe at extreme doping remain elusive. The SIC gating method is promising for InSe device applications, where the chemical doping and better interface quality need to be specially and carefully ad-

<sup>\*</sup>Project supported by the National Key Research and Development Projects of China (Grant Nos. 2016YFA0202300 and 2018FYA0305800), the National Natural Science Foundation of China (Grant Nos. 61674170 and 61888102), the K. C. Wong Education Foundation, the Strategic Priority Research Program of Chinese Academy of Sciences (Grant Nos. XDB30000000 and XDB28000000), and the Youth Innovation Promotion Association of Chinese Academy of Sciences (Grant No. Y201902).

<sup>&</sup>lt;sup>†</sup>Corresponding author. E-mail: lhbao@iphy.ac.cn

<sup>&</sup>lt;sup>‡</sup>Corresponding author. E-mail: hjgao@iphy.ac.cn

<sup>© 2020</sup> Chinese Physical Society and IOP Publishing Ltd

dressed.

In this work, we demonstrate the tuning effect of a lithium solid ion conductor (Li-SIC) on  $\gamma$ -type InSe FETs. Moreover, we adopt the InSe/h-BN heterostructure to improve the interface quality. The large improvement on the capability of electrostatic doping is clarified in the low saturation gate voltage ( $\sim 1$  V) and steep subthreshold swing (SS) (83 mV/dec). We use h-BN worked as the buffer layer against chemical doping and its lifetime is improved. Li-SIC is complementary to the existing ionic liquid/gel to provide better stability.

#### 2. Device fabrication and measurement

The Li-SIC ( $\text{Li}_2\text{Al}_2\text{SiP}_2\text{TiO}_{13}$ ) used in our experiments was all purchased from Hefei MTI Corp. and produced by Ohara Inc., with the thickness of 150 µm. Both surfaces were polished. A conducting metal film was deposited on the back surface of Li-SIC specifically Ti/Au (5 nm/ 50 nm) to realize uniform gate voltage distribution.

The h-BN and InSe flakes were firstly mechanically exfoliated by cleaving a bulk single crystal (HQ graphene) on polydimethylsiloxane (PDMS), and then transferred to prepatterned Li-SIC. The InSe/h-BN heterostructure was fabricated by a dry-transfer process via sequentially stacking the InSe flakes onto the h-BN flake on the prepatterned Li-SIC. The entire process described above was carried out in a glove box filled with pure argon to avoid undesirable contaminations or material reactions. The h-BN flake thickness is specifically chosen to be ~10 nm and the InSe flake to be ~15 nm. The highly uniform and clean interfaces were demonstrated in our previous work.<sup>[28]</sup>



Fig. 1. Schematic and optical images of the Li-SIC devices. (a) and (b) Schematic of the Li-SIC gated InSe field-effect transistor (a) and InSe/h-BN heterostructured transistor (b) with Ti/Au as the contact electrodes and the measurement setup. (c) and (d) Optical microscope images of a typical device on an InSe thin flake (c) and on an InSe/h-BN heterostructure (d), respectively. The white and yellow dashed lines indicate the outline of the InSe flake and the h-BN flake, respectively. The scale bar is 10  $\mu$ m in (c) and (d).

The device structure is similar to that of the conventional metal-oxide-semiconductor FETs, as schematically shown in

Figs. 1(a) and 1(b), respectively. InSe FETs in the Hall bar geometry are fabricated with the standard electron beam lithography technique, followed by electron beam evaporation of Ti/Au (5/50 nm) metal stacks as contact electrodes. The optical images of the devices are shown in Figs. 1(c) and 1(d). The measurement of electrical transport property is performed in the physical property measurement system (PPMS, Quantum Design Inc.) with the Keysight B2902A as source/measure unit. The measurement precision of current is in the pico-Ampere range in our setup. To reduce possible electrochemical reactions between Li-SIC and InSe, all measurements are performed at 260 K.<sup>[21]</sup> The scanning speed of gate voltage is kept at 3 mV/s.

#### 3. Device characterization of InSe on Li-SIC

The characterizations of Li-SIC gated InSe FETs are started with measuring the transfer curve under positive gate voltage  $(V_g)$ . Transfer curves in Fig. 2(a) are measured in the two-probe geometry for different drain-source voltages  $V_{ds}$ (0.1, 0.3 V), which shows similar behaviors. As shown in Fig. 2(a), when the gate voltage reaches  $\sim 0.2$  V, the drainsource current is  $\sim 10^{-12}$  A, and then the drain-source current  $I_{\rm ds}$  in logarithmic scale increases linearly with  $V_{\rm ds}$ . Therefore, the threshold voltage for electron conduction can be determined to be  $\sim 0.2$  V. The current becomes saturated when  $V_g$  is over  $\sim 1.0$  V, while in the case of 300-nm-thick SiO<sub>2</sub> normally it takes above  $\sim 40$  V for the current to get saturated, <sup>[30,31]</sup> indicating that the tuning efficiency of the Li-SIC gate is  $\sim 40$ times larger than that of 300-nm-thick SiO<sub>2</sub>. The saturation current reaches  ${\sim}1~\mu A$  and the current ON/OFF ratio (ON/OFF ratio =  $I_{ON}(max.)/I_{OFF}$ ) is ~ 10<sup>5</sup>. The SS value is 83 mV/dec, which is extracted from the logarithmic plot of  $I_{\rm ds}$  as a function of  $V_{\rm g}$  in Fig. 2(a), similar to the values found for ionic-liquid gated devices.<sup>[8]</sup> It is much lower than that of InSe FETs using conventional dielectrics and very close to the theoretic limit of 52 mV/dec at 260 K.

The devices show excellent reproducibility and stability with  $V_g$  below 2 V. With further increasing  $V_g$  in the saturation regime, the  $I_{ds}$  grows slowly. The intercalation of Li-ion could be seen from the apparent increase in leakage current with  $V_g$ over ~1.0 V in Fig. 3(d). In the case of ionic liquid gating, the doped charge accumulation layers occupy only a few topmost layers due to electric field screening.<sup>[6,7]</sup> While for Li-SIC, the doping effect shows uniform distribution over the whole sample because the metal electrodes and dielectric are attached to opposite surfaces of the channel material.

Even though InSe has attracted intensive studies, the ambipolar transport behavior remains a challenge, the p-type behavior of which has only been revealed with band engineering.<sup>[32]</sup> It is unexpected that a Ti/Au contact could realize the p-type behavior, considering the rather high Schottky

barrier. The Li-SIC has shown very strong electric doping behavior, which could effectively reduce Schottky barrier height at high doping density.



**Fig. 2.** Device performance of Li-SIC gated InSe thin flakes. (a) Transfer curves ( $I_{ds}$  vs.  $V_G$ ) of the device in Fig. 1(c), measured at 260 K for  $V_{ds} = 0.1$  V (dark blue line) in logarithmic scales and 0.3 V in logarithmic (light blue line) and linear (red line) scales. The two black dotted lines are linearly fitted in the linear region of red line and in the subthreshold region of light blue line to extract  $\mu_{FE}$  of 129 cm<sup>2</sup> · V<sup>-1</sup> · s<sup>-1</sup> and SS of 83 mV/dec, respectively. (b) Transfer curves of negative  $V_G$  for  $V_{ds} = 0.05$ , 0.1 and 0.4 V. Inset: the accompanying gate-dependent leakage current  $I_g$ . (c) The temperature-dependent resistance at  $V_G = 3.6$  V and 4.0 V, which shows the semiconducting to metallic transition when further increasing  $V_G$  to 4.0 V. Inset: the linear output curve ( $I_{ds}$  vs.  $V_{ds}$ ) for  $V_G = 3.6$  V at 260 K.

As shown in Fig. 2(b), when sweeping the gate voltage at the negative bias side, i.e., hole doping, the channel current is much smaller compared to that of electron-doping and no current saturation is observed with the hole current limited in the range of a few nA. The current ON/OFF ratio is only  $\sim 10^3$ . During the Li-SIC gate sweeping process, the gate leakage current is carefully monitored. As shown in the inset of Fig. 2(b), the leakage current almost remains the same level for different values of  $V_{ds}$ , which is of the order of 1 nA or less, similar to the result in Ref. [25]. This all confirms that the hole current does not come from the gate leakage. The rise of leakage current over -3 V is possibly due to the enhancement of electrochemical reactions at higher voltages. To further improve the ambipolar transport in Li-SIC gated InSe FETs, contact engineering to optimize the hole conduction through balanced band alignment with that of electrons needs to be performed.

The temperature-dependent resistivity is obtained in the 4-probe configuration under constant current of 1  $\mu$ A. Semiconductor-to-metal transition is observed when  $V_{\rm G}$  increases from 3.6 V to 4.0 V, as shown in Fig. 2(c). The transition is due to the giant doping capability with charge filling from valance band to conduction band, similar to the insulatorto-metal transition in MoS<sub>2</sub> gated with ionic liquid.<sup>[16]</sup> Overall the gating effect of Li-SIC follows the principles of FETs and the capability of electrostatic doping is much stronger than conventional dielectrics.

## 4. Device characterization of InSe/h-BN heterostructure on Li-SIC

High surface roughness and trapped interface charges in the SiO<sub>2</sub>/Si substrate have introduced additional carrier scattering to degrade the intrinsic electrical performance of the atomically thin 2D materials. The Li-SIC substrate bears these drawbacks as that in SiO<sub>2</sub>/Si. It has been found that h-BN can form atomically flat interface between 2D materials and greatly reduce the charge trapping.<sup>[33]</sup> On the other hand, the chemical intercalation induced by ionic liquid is not desired. The effectiveness of h-BN to protect target materials from chemical reactions of ionic liquid has also been reported.<sup>[13,34]</sup> This conceptual success intrigues us to fabricate the h-BN/InSe heterostructures on Li-SIC for better electrical performance. Transfer curves shown in Fig. 3(a) are obtained at  $V_{\rm ds} = 0.3$  V. The drain-source current  $I_{\rm ds}$  scales logarithmically with  $V_g$  in the subthreshold region. The current saturation is still not observed with  $V_{\rm g}$  up to 3 V, larger than that in the InSe/SIC device. The device performance keeps almost the same even after one year, while for that without h-BN the performance would gradually be degraded in a few weeks (Figs. S1 and S2 in the Supporting Information). The current ON/OFF ratio is  $\sim 10^5$ . The saturation current is the same order of magnitude while the OFF current is one magnitude larger than that in Fig. 2(a).

Notably the SS value has increased to 204 mV/dec due to the reduction of total capacitance contributed from the series capacitance of Li-SiC and h-BN. From the theoretical model of conventional semiconductor FETs,<sup>[35]</sup>

$$SS = \frac{k_{\rm B}T}{q} \ln 10 \left(1 + \frac{C_{\rm D}}{C_{\rm G}}\right),\tag{1}$$

where  $C_D$  is the depletion capacitance of the channel materials,  $C_G$  the capacitance of the gate,  $k_B$  the Boltzmann constant, and q the elementary charge. In the InSe/SIC devices,  $C_D$  is the depletion capacitance of InSe flakes,  $C_G$  is the capacitance of the SIC. While in the InSe/h-BN/SIC devices  $C_D$ remains the same, the change of SS comes from the change of  $C_G$ , which becomes the series capacitance of ~10 nm h-BN and SIC. With these relations, the capacitance of SIC is determined to be equal to that of ~2 nm h-BN (dielectric constant  $\varepsilon = 4$ ),<sup>[36]</sup> which agrees with the model of the EDL in thickness of ~1 nm.<sup>[6]</sup> The field-effect mobility could be obtained from

$$\mu_{\rm FE} = \frac{L}{W} \frac{1}{C_{\rm G}} \frac{1}{V_{\rm ds}} \frac{\mathrm{d}I_{\rm ds}}{\mathrm{d}V_{\rm g}},\tag{2}$$

where *L* is the effective channel length, *W* the effective channel width,  $C_{\rm G}$  the capacitance of the gate,  $V_{\rm ds}$  the drain–source voltage,  $I_{\rm ds}$  the drain-source current, and  $V_{\rm g}$  the gate voltage. The calculated  $\mu_{\rm FE}$  is 129 cm<sup>2</sup> · V<sup>-1</sup> · s<sup>-1</sup> for the Li-SIC gated InSe FETs, with  $L = 10.2 \ \mu m$ ,  $W = 2.9 \ \mu m$  and  $C_{\rm G}$  of Li-

SIC being 1.7  $\mu$ F/cm<sup>2</sup>, which is comparable to the largest value of 122 cm<sup>2</sup> · V<sup>-1</sup> · s<sup>-1</sup> reported for the InSe FETs using 300-nm-thick SiO<sub>2</sub> as the dielectric substrate.<sup>[28,31]</sup> While in Li-SIC gated InSe/h-BN heterostructured FETs,  $\mu_{FE}$  is 160 cm<sup>2</sup> · V<sup>-1</sup> · s<sup>-1</sup>, with *L* being 11.2 µm, *W* being 2.6 µm, and *C<sub>i</sub>* being the series capacitance of 0.25 µF/cm<sup>2</sup>. This is lower than that of InSe/h-BN heterostructure on the SiO<sub>2</sub> substrate,<sup>[28]</sup> which probably results from the large capacitance of Li-SIC compared to that of h-BN.

The output curves in Fig. 3(b) show almost linear relations between  $I_{ds}$  and  $V_{ds}$  in the saturation region, indicating that under gate modulation, the Schottky barrier between Ti contact and InSe is gradually reduced. With the increase of  $V_g$ , the conductivity of InSe grows better in Fig. 3(c), while it still remains a semiconducting behavior even when the  $V_g$  is as high as 5 V. The intercalation of Li<sup>+</sup> has been remarkably suppressed, which could be seen in the reduced leakage current below 1 nA in Fig. 3(d). It greatly enhances the device stability.



**Fig. 3.** Device performance of the Li-SIC gated InSe/h-BN heterostructure. (a) Transfer curves ( $I_{ds}$  vs.  $V_G$ ) of the device in Fig. 1(d) on an InSe/h-BN heterostructure on Li-SIC, measured at 260 K for  $V_{ds} = 0.3$  V in logarithmic (blue) and linear (red) scales. The device performance keeps stable after one year. The two black dotted lines are linearly fitted in the linear region of red line and in the subthreshold region of light blue line to extract  $\mu_{FE}$  of 160 cm<sup>2</sup> · V<sup>-1</sup> · s<sup>-1</sup> and SS of 204 mV/dec, respectively. (b) Output curves ( $I_{ds}$  vs.  $V_{ds}$ ) at different gate voltages. (c) The temperature dependent resistance at  $V_G$  of 2 V, 3 V and 5 V. It all shows semiconducting behavior. (d) Gate current for devices with/without h-BN in between InSe and Li-SIC when sweeping  $V_G$  from 0 to 2.0 V. The leakage current is suppressed with h-BN thin flakes.

Overall, to make full potential of the doping effects of Li-SIC while avoiding the deteriorating chemical reactions, the h-BN flakes make a perfect buffer layer in this sense. Careful trade-off should be considered between the relief of chemical reaction and the decrease of total series capacitance of the gate.

#### 5. Summary

In summary, we have successfully demonstrated the electrostatic doping of SIC on InSe flakes and InSe/h-BN heterostructures, which shows competitive performance with that on SiO<sub>2</sub> substrates. The SIC has shown large doping ability for both positive and negative gate voltages and comparable performance compared to ionic liquid/gel in electrostatic doping, while it provides superior advantages for tuning carrier density and physical properties at low temperatures. Moreover, the SIC provides an alternative method for improving electrostatics on the roadmap for semiconducting devices and systems. The large doping density could overcome critical issues at ease such as electric contacts and interface quality in the exploration of semiconducting materials and devices.

# Acknowledgements

The authors gratefully acknowledge Haifang Yang, Junjie Li, and Changzi Gu for their help in device fabrication.

#### References

- [1] Ahn C H, Bhattacharya A, Di Ventra M, Eckstein J N, Frisbie C D, Gershenson M E, Goldman A M, Inoue I H, Mannhart J, Millis A J, Morpurgo A F, Natelson D and Triscone J M 2006 *Rev. Mod. Phys.* 78 1185
- [2] Zhang Y, Ye J, Matsuhashi Y and Iwasa Y 2012 Nano Lett. 12 1136
- [3] Cao Y, Fatemi V, Demir A, Fang S, Tomarken S L, Luo J Y, Sanchez-Yamagishi J D, Watanabe K, Taniguchi T, Kaxiras E, Ashoori R C and Jarillo-Herrero P 2018 *Nature* 556 80
- [4] Pei T, Bao L, Ma R, Song S, Ge B, Wu L, Zhou Z, Wang G, Yang H, Li J, Gu C, Shen C, Du S and Gao H J 2016 Adv. Electron. Mater. 2 1600292
- [5] Wang G C, Wu L M, Yan J H, Zhou Z, Ma R S, Yang H F, Li J J, Gu C Z, Bao L H, Du S X and Gao H J 2018 *Chin. Phys. B* 27 077303
- [6] Bisri S Z, Shimizu S, Nakano M and Iwasa Y 2017 Adv. Mater. 29 1607054
- [7] Yu Y, Yang F, Lu X F, Yan Y J, ChoYong H, Ma L, Niu X, Kim S, Son Y W, Feng D, Li S, Cheong S W, Chen X H and Zhang Y 2015 Nat. Nanotechnol. 10 270
- [8] Braga D, Gutiérrez Lezama I, Berger H and Morpurgo A F 2012 Nano Lett. 12 5218
- [9] Dong L, Wang A, Li E, Wang Q, Li G, Huan Q and Gao H J 2019 Chin. Phys. Lett. 36 028102
- [10] Li E, Zhang R Z, Li H, Liu C, Li G, Wang J O, Qian T, Ding H, Zhang Y Y, Du S X, Lin X and Gao H J 2018 *Chin. Phys. B* 27 086804
- [11] Liu H, Bao L, Zhou Z, Che B, Zhang R, Bian C, Ma R, Wu L, Yang H, Li J, Gu C, Shen C M, Du S and Gao H J 2019 *Nano Lett.* **19** 4551
- [12] Guo H, Chen H, Que Y D, Zheng Q, Zhang Y Y, Bao L H, Huang L, Wang Y L, Du S X and Gao H J 2019 *Chin. Phys. B* 28 056107
- [13] Li L J, O'Farrell E C T, Loh K P, Eda G, Özyilmaz B and Castro Neto A H 2016 Nature 529 185
- [14] Xi X, Berger H, Forró L, Shan J and Mak K F 2016 Phys. Rev. Lett. 117 106801
- [15] Deng Y, Yu Y, Song Y, Zhang J, Wang N Z, Sun Z, Yi Y, Wu Y Z, Wu S, Zhu J, Wang J, Chen X H and Zhang Y 2018 *Nature* 563 94

- [16] Ye J T, Zhang Y J, Akashi R, Bahramy M S, Arita R and Iwasa Y 2012 Science 338 1193
- [17] Costanzo D, Jo S, Berger H and Morpurgo A F 2016 Nat. Nanotechnol. 11 339
- [18] Lu J, Zheliuk O, Chen Q, Leermakers I, Hussey N E, Zeitler U and Ye J 2018 Proc. Natl. Acad. Sci. USA 115 3551
- [19] Huang Y, Sutter E, Wu L M, Xu H, Bao L, Gao H J, Zhou X J and Sutter P 2018 ACS Appl. Mater. Interfaces 10 23198
- [20] Whittingham M S 1976 Science 192 1126
- [21] Lei B, Wang N Z, Shang C, Meng F B, Ma L K, Luo X G, Wu T, Sun Z, Wang Y, Jiang Z, Mao B H, Liu Z, Yu Y J, Zhang Y B and Chen X H 2017 Phys. Rev. B 95 020503
- [22] Ying T P, Wang M X, Wu X X, Zhao Z Y, Zhang Z Z, Song B Q, Li Y C, Lei B, Li Q, Yu Y, Cheng E J, An Z H, Zhang Y, Jia X Y, Yang W, Chen X H and Li S Y 2018 *Phys. Rev. Lett.* **121** 207003
- [23] Song Y, Liang X, Guo J, Deng J, Gao G and Chen X 2019 Phys. Rev. Mater. 3 054804
- [24] Zeng J, Liu E, Fu Y, Chen Z, Pan C, Wang C, Wang M, Wang Y, Xu K, Cai S, Yan X, Wang Y, Liu X, Wang P, Liang S J, Cui Y, Hwang H Y, Yuan H and Miao F 2018 *Nano Lett.* 18 1410
- [25] Philippi M, Gutiérrez-Lezama I, Ubrig N and Morpurgo A F 2018 Appl. Phys. Lett. 113 033502
- [26] Bandurin D A, Tyurnina A V, Yu G L, Mishchenko A, Zólyomi V, Morozov S V, Kumar R K, Gorbachev R V, Kudrynskyi Z R, Pezzini S, Kovalyuk Z D, Zeitler U, Novoselov K S, Patanè A, Eaves L, Grigorieva I V, Fal'ko V I, Geim A K and Cao Y 2017 *Nat. Nanotechnol.* 12 223
- [27] Li L, Yu Y, Ye G J, Ge Q, Ou X, Wu H, Feng D, Chen X H and Zhang Y 2014 Nat. Nanotechnol. 9 372
- [28] Wu L, Shi J, Zhou Z, Yan J, Wang A, Bian C, Ma J, Ma R, Liu H, Chen J, Huang Y, Zhou W, Bao L, Ouyang M, Pantelides S T and Gao H J 2020 Nano Res. 13 1127
- [29] Hamer M, Tóvári E, Zhu M, Thompson M D, Mayorov A, Prance J, Lee Y, Haley R P, Kudrynskyi Z R, Patanè A, Terry D, Kovalyuk Z D, Ensslin K, Kretinin A V, Geim A and Gorbachev R 2018 *Nano Lett.* 18 3950
- [30] Premasiri K, Radha S K, Sucharitakul S, Kumar U R, Sankar R, Chou F C, Chen Y T and Gao X P A 2018 Nano Lett. 18 4403
- [31] Zeng J, Liang S J, Gao A, Wang Y, Pan C, Wu C, Liu E, Zhang L, Cao T, Liu X, Fu Y, Wang Y, Watanabe K, Taniguchi T, Lu H and Miao F 2018 Phys. Rev. B 98 125414
- [32] Lin C Y, Ulaganathan R K, Sankar R and Chou F C 2017 AIP Adv. 7 075314
- [33] Xue J, Sanchez-Yamagishi J, Bulmash D, Jacquod P, Deshpande A, Watanabe K, Taniguchi T, Jarillo-Herrero P and LeRoy B J 2011 Nat. Mater. 10 282
- [34] Bediako D K, Rezaee M, Yoo H, Larson D T, Zhao S Y F, Taniguchi T, Watanabe K, Brower-Thomas T L, Kaxiras E and Kim P 2018 Nature 558 425
- [35] Sze S M and Ng K K 2006 Physics of Semiconductor Devices (New York: John Wiley & Sons) p. 315
- [36] Dean C R, Young A F, Meric I, Lee C, Wang L, Sorgenfrei S, Watanabe K, Taniguchi T, Kim P, Shepard K L and Hone J 2010 Nat. Nanotechnol. 5 722